SwitchReg ${ }^{\text {TM }}$
2.2MHz Fast Transient 400mA Step-Down Converter

## General Description

The AAT1149B SwitchReg is a 2.2 MHz step-down converter with an input voltage range of 2.2 V to 5.5 V . It is optimized to react quickly to load variations and operate with a tiny 0603 inductor that is only 1 mm tall.

The AAT1149B can deliver 400 mA of load current while maintaining a low $45 \mu \mathrm{~A}$ no load quiescent current. The 2.2 MHz switching frequency minimizes the size of external components while keeping switching losses low.

The AAT1149B maintains high efficiency throughout the operating range, which is critical for portable applications.

The AAT1149B is available in a Pb-free, space-saving 5 -pin wafer-level chip scale (WLCSP) package and is rated over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Features

- Ultra-Small 0603 Inductor (Height $=1 \mathrm{~mm}$ )
- $\mathrm{V}_{\mathrm{IN}}$ Range: 2.2 V to 5.5 V
- $V_{\text {out }}$ Fixed 1.8 V
- 400mA Max Output Current
- Up to $98 \%$ Efficiency
- $45 \mu \mathrm{~A}$ No Load Quiescent Current
- 2.2 MHz Switching Frequency
- $70 \mu \mathrm{~s}$ Soft Start
- Fast Load Transient
- Over-Temperature Protection
- Current Limit Protection
- $100 \%$ Duty Cycle Low-Dropout Operation
- <1 $\mu \mathrm{A}$ Shutdown Current
- $0.9 \times 1.2 \mathrm{~mm}$ WLCSP Package
- Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## Applications

- Cellular Phones
- Digital Cameras
- Handheld Instruments
- Microprocessor / DSP Core / IO Power
- PDAs and Handheld Computers
- USB Devices


## Typical Application



## Pin Descriptions

| Pin \# | Symbol | Function |
| :---: | :---: | :--- |
| 1 | FB | Feedback input pin. Connect this pin ito the converted output voltage node. |
| 2 | EN | Enable pin. |
| 3 | AGND | Non-power signal ground pin. |
|  | PGND | Main power ground return pins. Connect to the output and input capacitor return. |
| 4 | IN | Input supply voltage for the converter. |
| 5 | LX | Switching node. Connect the inductor to this pin. It is internally connected to the drain of both high- and <br> low-side MOSFETs. |

## Pin Configuration

WLCSP-5
(Top View)


## Absolute Maximum Ratings ${ }^{1}$

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN}}$ | Input Voltage to GND | 6.0 | V |
| $\mathrm{~V}_{\mathrm{LX}}$ | LX to GND | -0.3 to $\mathrm{V}_{\mathrm{IN}}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{FB}}$ | FB to GND | -0.3 to $\mathrm{V}_{\text {IN }}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{EN}}$ | EN to GND | -0.3 to 6.0 | V |
| $\mathrm{~T}_{J}$ | Operating Junction Temperature Range | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{LEAD}}$ | Maximum Soldering Temperature (at leads, 10 sec) | 300 | ${ }^{\circ} \mathrm{C}$ |

## Thermal Information

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| $P_{\mathrm{D}}$ | Maximum Power Dissipation ${ }^{2,3}$ | 352 | mW |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance $^{2}$ | 284 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

[^0]
## Electrical Characteristics ${ }^{1}$

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Description | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Step-Down Converter |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage |  | 2.2 |  | 5.5 | V |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage Tolerance | $\mathrm{I}_{\text {OUT }}=0$ to $400 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ to 5.5 V | -3.0 |  | 3.0 | \% |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | No Load |  | 45 | 70 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SHDN }}$ | Shutdown Current | $\mathrm{V}_{\text {EN }}=\mathrm{GND}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIM }}$ | P-Channel Current Limit |  | 600 |  |  | mA |
| $\mathrm{R}_{\mathrm{DS}(\text { ON) }}$ | High Side Switch On Resistance |  |  | 0.40 |  | $\Omega$ |
| $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ | Low Side Switch On Resistance |  |  | 0.35 |  | $\Omega$ |
| $\mathrm{I}_{\text {LXLEAK }}$ | LX Leakage Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LX}}=0$ to $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{EN}}=\mathrm{GND}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{V}_{\text {Linereg }}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ to 5.5 V |  | 0.1 |  | \%/V |
| $\mathrm{T}_{5}$ | Start-Up Time | From Enable to Output Regulation |  | 70 |  | $\mu \mathrm{s}$ |
| Fosc | Oscillator Frequency | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 2.2 |  | MHz |
| $\mathrm{T}_{\text {SD }}$ | Over-Temperature Shutdown Threshold |  |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {HYS }}$ | Over-Temperature Shutdown Hysteresis |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| EN |  |  |  |  |  |  |
| $\mathrm{V}_{\text {EN(L) }}$ | Enable Threshold Low |  |  |  | 0.6 | V |
| $\mathrm{V}_{\text {EN(H) }}$ | Enable Threshold High |  | 1.4 |  |  | V |
| $\mathrm{I}_{\mathrm{EN}}$ | Input Low Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ | -1.0 |  | 1.0 | $\mu \mathrm{A}$ |

[^1]
## Typical Characteristics



No Load Quiescent Current vs. Input Voltage


Switching Frequency Variation vs. Temperature



Frequency Variation vs. Input Voltage ( $\mathrm{V}_{\text {out }}=1.8 \mathrm{~V}$ )


Output Voltage Error vs. Temperature $\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=1.8 \mathrm{~V}\right.$; $\left.\mathrm{I}_{\text {OUT }}=400 \mathrm{~mA}\right)$


## Typical Characteristics


${ }_{\left(\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}\right)}$

Line Transient
$\left(\mathrm{V}_{\text {out }}=1.8 \mathrm{~V}\right.$; No Load $)$


Time ( $50 \mu \mathrm{~s} / \mathrm{div}$ )

(WLCSP-5)

Line Transient ( $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V} ; \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ to 4.2 V )


Time (200 $\mu \mathrm{s} / \mathrm{div}$ )

## N -Channel $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. Input Voltage (WLCSP-5)



Step-Down Converter Load Transient Response ( $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V} ; \mathrm{I}_{\text {OUT }}=40 \mathrm{~mA}$ to $400 \mathrm{~mA} ; \mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F}$ )


## Typical Characteristics



Time ( $50 \mu \mathrm{~s} / \mathrm{div}$ )

## Functional Block Diagram



## Functional Description

The AAT1149B is a high performance 400 mA 2.2 MHz monolithic step-down converter. It minimizes external component size, enabling the use of a tiny 0603 inductor that is only 1 mm tall, and is optimized for low noise. Apart from the small bypass input capacitor, only a small L-C filter is required at the output. Typically, a $1.8 \mu \mathrm{H}$ inductor and a $4.7 \mu \mathrm{~F}$ ceramic capacitor are recommended (see table of values).

Only three external power components ( $\mathrm{C}_{\mathrm{IN}}, \mathrm{C}_{\text {out, }}$ and L ) are required. Output voltage is fixed internally.

At dropout, the converter duty cycle increases to $100 \%$ and the output voltage tracks the input voltage minus the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \mathrm{drop}$ of the P -channel high-side MOSFET.

The input voltage range is 2.2 V to 5.5 V . The converter efficiency has been optimized for all load conditions, ranging from no load to 400 mA .
The internal error amplifier and compensation provides excellent transient response, load, and line regulation. Soft start eliminates any output voltage overshoot when the enable or the input voltage is applied.

## Control Loop

The AAT1149B is a peak current mode step-down converter. The current through the P-channel MOSFET (high side) is sensed for current loop control, as well as short circuit and overload protection. A fixed slope compensation signal is added to the sensed current to maintain stability for duty cycles greater than $50 \%$. The peak current mode loop appears as a voltage-programmed current source in parallel with the output capacitor.

The output of the voltage error amplifier programs the current mode loop for the necessary peak switch current to force a constant output voltage for all load and line conditions. Internal loop compensation terminates the transconductance voltage error amplifier output. For the adjustable output, the error amplifier reference is fixed at 0.6 V .

## Soft Start / Enable

Soft start limits the current surge seen at the input and eliminates output voltage overshoot. When pulled low, the enable input forces the AAT1149B into a low-power, non-switching state. The total input current during shutdown is less than $1 \mu \mathrm{~A}$.

## Current Limit and Over-Temperature Protection

For overload conditions, the peak input current is limited. To minimize power dissipation and stresses under current limit and short-circuit conditions, switching is terminated after entering current limit for a series of pulses. Switching is terminated for seven consecutive clock cycles after a current limit has been sensed for a series of four consecutive clock cycles.
Thermal protection completely disables switching when internal dissipation becomes excessive. The junction over-temperature threshold is $140^{\circ} \mathrm{C}$ with $15^{\circ} \mathrm{C}$ of hysteresis. Once an over-temperature or over-current fault conditions is removed, the output voltage automatically recovers.

## Applications Information

## Inductor Selection

The step-down converter uses peak current mode control with slope compensation to maintain stability for duty cycles greater than $50 \%$. The output inductor value must be selected so the inductor current down slope meets the internal slope compensation requirements. A $2.2 \mu \mathrm{H}$ inductor is recommended for a 1.875 V output.
Manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and the peak current rating, which is determined by the saturation characteristics. The inductor should not show any appreciable saturation under normal load conditions. Some inductors may meet the peak and average current ratings yet result in excessive losses due to a high DCR. Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor.
The $2.2 \mu \mathrm{H}$ CBC2518 series inductor selected from Taiyo Yuden has a 130 mW DCR and a 890 mA saturation current rating. At full load, the inductor DC loss is 21 mW which gives a $2.8 \%$ loss in efficiency for a 400 mA , 1.875 V output.

## Input Capacitor

Select a $4.7 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ X7R or X5R ceramic capacitor for the input. To estimate the required input capacitor size, determine the acceptable input ripple level $\left(\mathrm{V}_{\mathrm{PP}}\right)$ and solve for C . The calculated value varies with input voltage and is a maximum when $\mathrm{V}_{\mathrm{IN}}$ is double the output voltage.

$$
\begin{gathered}
C_{\mathbb{I N}}=\frac{\frac{V_{0}}{V_{I N}} \cdot\left(1-\frac{V_{0}}{V_{I N}}\right)}{\left(\frac{V_{P P}}{I_{0}}-E S R\right) \cdot F_{S}} \\
\frac{V_{0}}{V_{\text {IN }}} \cdot\left(1-\frac{V_{0}}{V_{\text {IN }}}\right)=\frac{1}{4} \text { for } V_{\mathbb{I N}}=2 \cdot V_{0} \\
C_{\text {IN(MIN) }}=\frac{1}{\left(\frac{V_{P P}}{I_{0}}-E S R\right) \cdot 4 \cdot F_{S}}
\end{gathered}
$$

Always examine the ceramic capacitor DC voltage coefficient characteristics when selecting the proper value. For example, the capacitance of a $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$, X5R ceramic capacitor with 5.0 V DC applied is actually about $6 \mu \mathrm{~F}$.

The maximum input capacitor RMS current is:

$$
I_{\text {RMS }}=I_{\mathrm{O}} \cdot \sqrt{\frac{\mathrm{~V}_{\mathrm{O}}}{\mathrm{~V}_{\text {IN }}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\text {IN }}}\right)}
$$

The input capacitor RMS ripple current varies with the input and output voltage and will always be less than or equal to half of the total DC load current.

$$
\sqrt{\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{IN}}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{IN}}}\right)}=\sqrt{\mathrm{D} \cdot(1-\mathrm{D})}=\sqrt{0.5^{2}}=\frac{1}{2}
$$

for $\mathrm{V}_{\mathrm{IN}}=2 \cdot \mathrm{~V}_{\mathrm{o}}$

$$
I_{\text {RMS (MAX) }}=\frac{I_{0}}{2}
$$

The term $\frac{V_{0}}{V_{m}}\left(1-\frac{V_{0}}{V_{n}}\right)$ appears in both the input voltage ripple and input capacitor RMS current equations and is a maximum when $\mathrm{V}_{0}$ is twice $\mathrm{V}_{\mathrm{IN}}$. This is why the input voltage ripple and the input capacitor RMS current ripple are a maximum at $50 \%$ duty cycle.
The input capacitor provides a low impedance loop for the edges of pulsed current drawn by the AAT1149B. Low ESR/ESL X7R and X5R ceramic capacitors are ideal for this function. To minimize stray inductance, the capacitor should be placed as closely as possible to the IC. This keeps the high frequency content of the input current localized, minimizing EMI and input voltage ripple.
The proper placement of the input capacitor (C2) can be seen in the evaluation board layout in Figure 1.
A laboratory test set-up typically consists of two long wires running from the bench power supply to the evaluation board input voltage pins. The inductance of these wires, along with the low-ESR ceramic input capacitor, can create a high Q network that may affect converter performance. This problem often becomes apparent in the form of excessive ringing in the output voltage during load transients. Errors in the loop phase and gain measurements can also result.

Since the inductance of a short PCB trace feeding the input voltage is significantly lower than the power leads from the bench power supply, most applications do not exhibit this problem.

In applications where the input power source lead inductance cannot be reduced to a level that does not affect
the converter performance, a high ESR tantalum or aluminum electrolytic should be placed in parallel with the low ESR, ESL bypass ceramic. This dampens the high Q network and stabilizes the system.

## Output Capacitor

The output capacitor limits the output ripple and provides holdup during large load transitions. A $4.7 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ X5R or X7R ceramic capacitor typically provides sufficient bulk capacitance to stabilize the output during large load transitions and has the ESR and ESL characteristics necessary for low output ripple.
The output voltage droop due to a load transient is dominated by the capacitance of the ceramic output capacitor. During a step increase in load current, the ceramic output capacitor alone supplies the load current until the loop responds. Within two or three switching cycles, the loop responds and the inductor current increases to match the load current demand. The relationship of the output voltage droop during the three switching cycles to the output capacitance can be estimated by:

$$
C_{\text {OUT }}=\frac{3 \cdot \Delta I_{\text {LOAD }}}{V_{\text {DROOP }} \cdot F_{S}}
$$

Once the average inductor current increases to the DC load level, the output voltage recovers. The above equation establishes a limit on the minimum value for the output capacitor with respect to load transients.
The internal voltage loop compensation also limits the minimum output capacitor value to $4.7 \mu \mathrm{~F}$. This is due to its effect on the loop crossover frequency (bandwidth), phase margin, and gain margin. Increased output capacitance will reduce the crossover frequency with greater phase margin.

The maximum output capacitor RMS ripple current is given by:

$$
\mathrm{I}_{\text {RMS(MAX) }}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{\mathrm{~V}_{\text {OUT }} \cdot\left(\mathrm{V}_{\text {INMAX) }}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{L} \cdot \mathrm{~F}_{\mathrm{S}} \cdot \mathrm{~V}_{\text {INMAX }}}
$$

Dissipation due to the RMS current in the ceramic output capacitor ESR is typically minimal, resulting in less than a few degrees rise in hot-spot temperature.


Figure 1: AAT1149BIUV Evaluation Board Top Side.


Figure 2: AAT1149BIUV Evaluation Board Bottom Side.


Figure 3: AAT1149BIUV Evaluation Board Schematic.

## Thermal Calculations

There are three types of losses associated with the AAT1149B step-down converter: switching losses, conduction losses, and quiescent current losses. Conduction losses are associated with the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ characteristics of the power output switching devices. Switching losses are dominated by the gate charge of the power output switching devices. At full load, assuming continuous conduction mode (CCM), a simplified form of the losses is given by:

$$
\begin{aligned}
\mathrm{P}_{\text {TOTAL }} & =\frac{\mathrm{I}_{\mathrm{O}}^{2} \cdot\left(\mathrm{R}_{\mathrm{DS}(O N) H} \cdot \mathrm{~V}_{\mathrm{O}}+\mathrm{R}_{\mathrm{DS}(O N) L} \cdot\left[\mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{O}}\right]\right)}{\mathrm{V}_{\mathrm{IN}}} \\
& +\left(\mathrm{t}_{\mathrm{sw}} \cdot \mathrm{~F}_{\mathrm{S}} \cdot \mathrm{I}_{\mathrm{O}}+\mathrm{I}_{\mathrm{Q}}\right) \cdot \mathrm{V}_{\mathrm{IN}}
\end{aligned}
$$

$\mathrm{I}_{\mathrm{Q}}$ is the step-down converter quiescent current. The term $\mathrm{t}_{\mathrm{sw}}$ is used to estimate the full load step-down converter switching losses.

For the condition where the step-down converter is in dropout at $100 \%$ duty cycle, the total device dissipation reduces to:

$$
P_{\text {TOTAL }}=I_{0}^{2} \cdot R_{\mathrm{DS}(\mathrm{ON}) \mathrm{H}}+\mathrm{I}_{\mathrm{Q}} \cdot \mathrm{~V}_{\mathrm{IN}}
$$

Since $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$, quiescent current, and switching losses all vary with input voltage, the total losses should be investigated over the complete input voltage range.
Given the total losses, the maximum junction temperature can be derived from the $\theta_{\mathrm{JA}}$ for the WLCSP-8 package which is $284^{\circ} \mathrm{C} / \mathrm{W}$.

$$
\mathrm{T}_{\mathrm{J}(\text { MAX })}=\mathrm{P}_{\mathrm{TOTAL}} \cdot \Theta_{\mathrm{JA}}+\mathrm{T}_{\mathrm{AMB}}
$$

## WLCSP Package Light Sensitivity

The electrical performance of the WLCSP package can be adversely affected by exposing the device to certain light sources such as direct sunlight or a halogen lamp whose wavelengths are red and infra-reds. However, fluorescent lighting has very little effect on the electrical performance of the WLCSP package.

## Layout

The suggested PCB layout for the AAT1149B is shown in Figures 1 and 2. The following guidelines should be used to help ensure a proper layout.

1. The input capacitor (C2) should connect as closely as possible to IN (Pin 4) and PGND (Pin 3).
2. C1 and L 1 should be connected as closely as possible. The connection of $L 1$ to the LX pin should be as short as possible.
3. The feedback trace or FB pin (Pin 1) should be separate from any power trace and connect as closely as possible to the load point. Sensing along a highcurrent load trace will degrade DC load regulation.
4. The resistance of the trace from the load return to the PGND (Pin 3) should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.
5. The pad on the PCB for the WLCSP-5 package should use NSMD (non-solder mask defined) configuration due to its tighter control on the copper etch process. A pad thickness of less than $10 z$ is recommended to achieve higher stand-off.

## Step-Down Converter Design Example

## Specifications

$\mathrm{V}_{\mathrm{O}}=1.8 \mathrm{~V} @ 400 \mathrm{~mA}$ (adjustable using 0.6 V version), Pulsed Load $\Delta \mathrm{I}_{\text {LOAD }}=300 \mathrm{~mA}$
$\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ to 4.2 V ( 3.6 V nominal)
$\mathrm{F}_{\mathrm{s}}=2.2 \mathrm{MHz}$
$\mathrm{T}_{\text {AMB }}=85^{\circ} \mathrm{C}$

### 1.8V Output Inductor

$\mathrm{L} 1=1 \frac{\mu \mathrm{~S}}{\mathrm{~A}} \cdot \mathrm{~V}_{\mathrm{O}}=1 \frac{\mu \mathrm{~S}}{\mathrm{~A}} \cdot 1.8 \mathrm{~V}=1.8 \mu \mathrm{H} \quad$ (use $2.2 \mu \mathrm{H}$ )
For Taiyo Yuden inductor CBC2518T2R2M, $2.2 \mu \mathrm{H}, \mathrm{DCR}=130 \mathrm{~m} \Omega$.
$\Delta \mathrm{L}_{\mathrm{L} 1}=\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{L} 1 \cdot \mathrm{~F}_{\mathrm{S}}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{V}_{\mathrm{IN}}}\right)=\frac{1.8 \mathrm{~V}}{2.2 \mu \mathrm{H} \cdot 2.2 \mathrm{MHz}} \cdot\left(1-\frac{1.8 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=214 \mathrm{~mA}$
$I_{\text {PKL1 }}=I_{O}+\frac{\Delta I_{L 1}}{2}=0.4 \mathrm{~A}+0.107 \mathrm{~A}=0.507 \mathrm{~A}$
$P_{L 1}=I_{O}{ }^{2} \cdot D C R=0.4 A^{2} \cdot 130 \mathrm{~m} \Omega=21 \mathrm{~mW}$

### 1.8V Output Capacitor

$\mathrm{V}_{\text {DROOP }}=0.1 \mathrm{~V}$
$\mathrm{C}_{\text {OUT }}=\frac{3 \cdot \Delta \mathrm{I}_{\text {LOAD }}}{\mathrm{V}_{\text {DROOP }} \cdot \mathrm{F}_{\mathrm{S}}}=\frac{3 \cdot 0.3 \mathrm{~A}}{0.1 \mathrm{~V} \cdot 2.2 \mathrm{MHz}}=4.1 \mu \mathrm{~F}$; use $4.7 \mu \mathrm{~F}$
$I_{R M S}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{\left(\mathrm{~V}_{\mathrm{O}}\right) \cdot\left(\mathrm{V}_{\operatorname{IN(MAX)}}-\mathrm{V}_{\mathrm{O}}\right)}{\mathrm{L} 1 \cdot \mathrm{~F}_{\mathrm{S}} \cdot \mathrm{V}_{\text {IN(MAX })}}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{1.8 \mathrm{~V} \cdot(4.2 \mathrm{~V}-1.8 \mathrm{~V})}{2.2 \mu \mathrm{H} \cdot 2.2 \mathrm{MHz} \cdot 4.2 \mathrm{~V}}=62 \mathrm{mArms}$
$P_{\text {esr }}=e s r \cdot I_{\text {RMs }}{ }^{2}=5 \mathrm{~m} \Omega \cdot(62 \mathrm{~mA})^{2}=19 \mu \mathrm{~W}$

## Input Capacitor

Input Ripple $\mathrm{V}_{\mathrm{pp}}=10 \mathrm{mV}$
$\mathrm{C}_{\mathbb{N}}=\frac{1}{\left(\frac{\mathrm{~V}_{\mathrm{PP}}}{\mathrm{I}_{\mathrm{O}}}-\mathrm{ESR}\right) \cdot 4 \cdot \mathrm{~F}_{\mathrm{S}}}=\frac{1}{\left(\frac{10 \mathrm{mV}}{0.4 \mathrm{~A}}-5 \mathrm{~m} \Omega\right) \cdot 4 \cdot 2.2 \mathrm{MHz}}=5.7 \mu \mathrm{~F}$; use $4.7 \mu \mathrm{~F}$
$\mathrm{I}_{\text {RMS }}=\frac{\mathrm{I}_{\mathrm{O}}}{2}=0.2 \mathrm{Arms}$
$P=e s r \cdot I_{R M s}{ }^{2}=5 \mathrm{~m} \Omega \cdot(0.2 \mathrm{~A})^{2}=0.2 \mathrm{~mW}$

## AAT1149B Losses (WLCSP-5 Package)

$$
\begin{aligned}
\mathrm{P}_{\text {TOTAL }} & =\frac{\mathrm{I}_{\mathrm{O}}^{2} \cdot\left(\mathrm{R}_{\mathrm{DS}(O \mathrm{O}) H} \cdot \mathrm{~V}_{\mathrm{O}}+\mathrm{R}_{\mathrm{DS}(O N) \mathrm{L}} \cdot\left[\mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{O}}\right]\right)}{\mathrm{V}_{\mathrm{IN}}} \\
& +\left(\mathrm{t}_{\mathrm{sw}} \cdot \mathrm{~F}_{\mathrm{S}} \cdot \mathrm{I}_{\mathrm{O}}+\mathrm{I}_{\mathrm{Q}}\right) \cdot \mathrm{V}_{\mathrm{IN}} \\
& =\frac{0.4^{2} \cdot(0.725 \Omega \cdot 1.8 \mathrm{~V}+0.7 \Omega \cdot[4.2 \mathrm{~V}-1.8 \mathrm{~V}])}{4.2 \mathrm{~V}} \\
& +(5 \mathrm{~ns} \cdot 2.2 \mathrm{MHz} \cdot 0.4 \mathrm{~A}+3 \mathrm{~mA}) \cdot 4.2 \mathrm{~V}=149 \mathrm{~mW}
\end{aligned}
$$

$$
\mathrm{T}_{\text {J(MAX) }}=\mathrm{T}_{\text {AMB }}+\Theta_{\mathrm{JA}} \cdot \mathrm{P}_{\mathrm{LOSS}}=85^{\circ} \mathrm{C}+\left(284^{\circ} \mathrm{C} / \mathrm{W}\right) \cdot 149 \mathrm{~mW}=127^{\circ} \mathrm{C}
$$

| Manufacturer | Part Number/Type | Inductance ( $\mu \mathrm{H}$ ) | Rated Current (mA) | DCR (m@) | Size (mm) LxWxH |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Taiyo Yuden | BRL2012 | 2.2 | 550 | 250 | $\begin{gathered} 0805 \\ \left(\mathrm{H}_{\text {MAX }}=1 \mathrm{~mm}\right) \end{gathered}$ |
|  | CBC2518 <br> Wire Wound Chip | 2.2 | 890 | 130 | $2.5 \times 1.8 \times 1.8$ |
| Sumida | CDRH2D09 Shielded | 2.5 | 440 | 150 | $3.2 \times 3.2 \times 1.0$ |
| Murata | LQM2MPN2R2NGOL Unshielded | 2.2 | 1200 | 110 | $2.0 \times 1.6 \times 0.95$ |
| Coiltronics | SD3118 <br> Shielded | 2.2 | 510 | 116 | $3.15 \times 3.15 \times 1.2$ |

Table 1: Typical Surface Mount Inductors.

| Manufacturer | Part Number | Value | Voltage | Temp. Co. |
| :---: | :---: | :---: | :---: | :---: |
| Murata | GRM219R61A475KE19 | $4.7 \mu \mathrm{~F}$ | Case |  |
| Murata | GRM21BR60J106KE19 | $10 \mu \mathrm{~F}$ | 6.3 V | X5R |
| Murata | GRM185R60J475M | $4.7 \mu \mathrm{~F}$ | 6.3 V | X5R |

Table 2: Surface Mount Capacitors.

[^2]
## Ordering Information

| Output Voltage $^{1}$ | Package | Marking | Part Number (Tape and Reel) ${ }^{2}$ |
| :---: | :---: | :---: | :---: |
| 1.875 | WLCSP-5 | ZZYW $^{3}$ | AAT1149BIUV-1.8-T14 |

All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor
products that are in compliance with current RoHS standards, including the requirement that lead not
exceed $0.1 \%$ by weight in homogeneous materials. For more information, please visit our website at
http://www.analogictech.com/aboutus/quality.php.

## Package Information

## WLCSP-5



Bottom View


Side View


End View

[^3]© Advanced Analogic Technologies, Inc





 brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.


[^0]:     specified is not implied. Only one Absolute Maximum Rating should be applied at any one time
    2. Mounted on an FR4 board; use the NSMD (none-solder mask defined) pad style for tighter control on the copper etch process.
    3. Derate $3.52 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

[^1]:     relation with statistical process controls.

[^2]:    1. For reduced quiescent current, R2 $=221 \mathrm{k} \Omega$.
[^3]:    1. Contact Sales for other voltage options.
    2. Sample stock is generally held on part numbers listed in BOLD.
    3. $\mathrm{YW}=$ date code (year, week) for WLCSP-5 package.
    4. Available exclusively outside of the United States and its territories.
